


# Introduction about FET :-

By comparing with BJT's; FET's are.



Both are 3 terminal devices, Drain (D), Gate (G) and Source (S).

① BJT is a <sup>current</sup> Controlled device.  $I_C = \beta I_B$ .

② FET is a voltage Controlled device.

$$I_C = f(I_B) \text{ --- (1)}$$

$$I_D = f(V_{GS}) \text{ --- (2)}$$

In Both the cases, output current controlled by input parameters.


② BJT  $\rightarrow$  Bipolar device i.e.  $e^-$  & holes.

FET  $\rightarrow$  unipolar device i.e. it depends on either  $e^-$  or holes.

③ N-channel and P-channel. FET. like npn PNB and pnp  $\rightarrow$  depends on  $e^-$   $\rightarrow$  depends on holes.

④ FET can be used for Amplification & switching.

⑤ Classification :-



⑥ History (FET)

By Julius Edgar Lilienfeld - 1926

By Oskar Heil in - 1934

⑦ History (MOSFET)

By D. Kahng - 1959. (Better than JFET)

⑧ Field-Effect Effect

An Electric field is developed by <sup>the</sup> Charges present, and this E.F controls the Conduction path of the output ckt.

⑨ FET :- has high input impedance Compare to BJT's.

FET's more temperature stable " " "

FET's are smaller than " "

Sensitivity :- BJT's are more sensitivity by compare with FET.

② Construction and working of JFET :-


1) N-channel JFET.

Major part of JFET is N-type material, and it is forming a channel b/w 2 p-type materials. bcoz of this reason it is called N-channel JFET. i.e N-type material forms a channel b/w 2 P-type materials.


2) P-channel JFET has P-type material forms a channel b/w 2 N-type materials.

→ In case of JFET has 2 junction

i.e 2-p-n junction's ; i.e 2 depletions are formed.



Working by tap :-




Cause of Water flow → Sink. Here  $e^-$  flow, Applied Voltage b/w Drain & Source.

Spigot → as source.

Value knob → as Gate controlled the movement of  $e^-$  in N-channel.  
Sink → Drain : i.e  $e^-$  going towards Drain.

Continuation of working of JFET :- ( $V_{GS} = 0V, V_{DS} > 0V$ ) (2)



Case i :  $V_{GS} = 0V$   
 Case ii :  $V_{GS} < 0V$  }  $V_{DS} > 0V$ .



→ i.e potential at gate and source is zero.

When  $V_{GS} = 0V$ , so source is connected to ground.


→  $V_{DS} = V_{DD}$  i.e a +ve voltage, The conventional current  $I_D$  developed when we connect  $V_{DS}$  as  $V_{DD}$ , The width of the depletion layer increased from top.



Pinchoff Voltage:-

- i)  $V_{GS} = 0V \Rightarrow V_G - V_S$ .
- ii)  $V_{DS} = V_{DD}$  i.e  $> 0V$

electrons  $e^-$  drift the drain current, when  $V_{DS}$  is applied.



output drain characteristics


for CE T<sub>x</sub>R ;  $I_C$  Vs  $V_{CE}$   
 ↓ ↓  
 o/p current o/p voltage

for diff values of  $I_B$  (Controlling Current)

In case of JFET :  $I_D$  Vs  $V_{DS}$   
 ↓ ↓  
 o/p current o/p voltage

for diff values of  $V_{GS}$  (o/p voltage)  
 ↓  
 Controlling voltage.

N-ch : -  $V_{gs} < 0V$   
 P-ch : -  $V_{gs} > 0V$





$I_{DSS} \rightarrow 8mA$   
 $V_{gs} = 0; |V_{ds}| > |V_p|$   
 $V_p$  - pinch off voltage =  $-4V$

When  $V_{DS}$  increases,  $I_D$  increases linearly. after some time depletion region increases, and  $I_D$  becomes constant. at this point it is pinch off voltage. If  $V_{gs}$  is -ve, pinch off occurs early. If we go on increasing  $V_{DS}$ , breakdown occur.

① FET Common Source Amplifiers

① FET with fixed bias :



$V_{GG}$  provide Reverse bias

Equivalent Small Signal model.


① Input impedance ( $Z_i$ )

$$Z_i = R_G$$

② output impedance ( $Z_o$ ) /  $V_i = 0$

i.e  $V_{gs} = 0$  & hence  $g_m \cdot V_{gs} = 0$

from o/p ckt



$$Z_o = R_D \parallel r_D \quad \text{if } r_D \gg R_D$$

$$Z_o = R_D$$

③ Voltage Gain ( $A_v$ ) :-  $A_v = \frac{V_o}{V_i} = \frac{V_{ds}}{V_{gs}}$

$$\therefore V_o = -g_m \cdot V_{gs} (r_D \parallel R_D) \quad (\text{loop eq'n})$$

we know that  $V_i = V_{gs}$

$$V_o = -g_m \cdot V_i (r_D \parallel R_D)$$

$$A_v \Rightarrow \frac{V_o}{V_i} \Rightarrow \frac{-g_m \cdot V_i (r_D \parallel R_D)}{V_i}$$


$$A_v \Rightarrow -g_m (r_D \parallel R_D)$$

if  $r_D \gg R_D$


$$A_v = -g_m \cdot R_D$$

'-'ve sign indicates phase difference b/w I/P & o/p.

## 2) FET with Self bias (Common Source Amplifier)



JFET Amplifier with self bias



Equivalent circuit of FET Amp.

→ Provides self biasing to ckt

1) Input impedance  $(Z_i) = R_G$


2) output impedance  $(Z_o) = r_d \parallel R_D$  ( $\because V_{gs} = 0$  i.e.  $V_i = 0$ )  
like fixed bias ckt  
if  $r_d \gg R_D$   
 $Z_o = R_D$ .

3) Voltage Gain  $(A_v) = -g_m \cdot (r_d \parallel R_D)$

$A_v = -g_m \cdot R_D$  (if  $r_d \gg R_D$ )


(Same values will get in self bias also)

## 1) FET Common Drain Amplifier: - (Source follower)




$$V_S = V_G + V_{GS}$$

Here  $V_{gs}$  const. when  $V_g$  varies  
Source voltage  $V_s$  varies called source follower.



low frequency Equivalent model.

14



① Input impedance :  $-Z_i$

$Z_i = R_G$

② output impedance :  $-Z_o$

$Z_o = z_o' \parallel R_S$

$Z_o' = \frac{V_o}{I_D} \Big|_{V_i=0}$

Applying KVL to o/p side

$V_i + v_{gs} - V_o = 0$  (∵  $V_i = 0$ )

$v_{gs} = V_o \Rightarrow i.e. V_o = v_{gs}$

from the fig :  $I_D = g_m \cdot v_{gs}$   
as  $v_{gs} = V_o$

$I_D = g_m \cdot V_o$

$\frac{I_D}{V_o} = g_m$

$Z_o' = \frac{1}{g_m}$

$Z_o = \frac{1}{g_m} \parallel R_S$

③ Voltage Gain ( $A_v$ ) =  $\frac{V_o}{V_i}$

from fig  $V_o = -I_D (r_d \parallel R_S)$

$I_D = g_m \cdot v_{gs}$

$V_o = -g_m v_{gs} (r_d \parallel R_S)$  — ②

from eq'n ①

$V_i = -v_{gs} + V_o$

$V_i = -v_{gs} + [-g_m \cdot v_{gs} (r_d \parallel R_S)]$  — ③

$A_v = \frac{-g_m \cdot v_{gs} (r_d \parallel R_S)}{-v_{gs} (1 + g_m (r_d \parallel R_S))}$

$A_v = \frac{g_m (r_d \parallel R_S)}{1 + g_m (r_d \parallel R_S)}$

$A_v = \frac{g_m (r_d \parallel R_D)}{1 + g_m (r_d \parallel R_D)}$

$A_v = \frac{g_m \cdot R_D}{1 + g_m \cdot R_D}$

(if  $r_d \gg R_D$ )