

## Unit-2 Basic Computer Organization & Design

### Instruction Codes:-

Group of bits that instruct Computer to perform given instruction.

Instruction Codes together with data (operand) are stored in Memory.

The processor fetches the Inst<sup>n</sup> from "Memory" & places it in a Control Register. This fetching operation is done by Control unit of CPU.

The Control then interprets the binary pattern of instruction & proceeds to execute it by issuing a sequence of Microoperations.

After Computation the result is sent to output unit. This Result is also stored in Memory for future Reference.

Thus the ability to store & Execute instructions is said to be stored program Concept.

This Concept was developed by John von Neumann. The instruction is divided into fields of op-code & operand Address.



What is OP-Code?

Op-code Specifies the type of operation to be performed.

Eg:- For 256 distinct operations we need  $2^7$  i.e. 7 bits as op-code i.e. op-code bits

op-code is called as Macro Operation

# Instruction Code Format:



## Stored program Organization

What are processor Registers?


- 1) INPR = Input Register
- 2) OTR = Output Register
- 3) PC = Program Counter
- 4) IR = Instruction Register
- 5) TR = Temporary Register
- 6) MAR/AR = Address Register
- 7) MDR/DR = Data Register
- 8) AC = Accumulator

Easy way to organize a Computer is to



have One processor Register & Inst<sup>n</sup> Code Format With

Two Fields

Memory 4096 x 16



⇒ 16-bit




Memory  $4096 \times 16 \Rightarrow 2^{12} \times 2^4$   
 12 address lines      4 Op-code bits      i.e.  $2^4$  distinct operations


4096 words of 16 bit Each (or) 4096 Locations Where  
 Each Location Contains 16 bit Inst<sup>s</sup> (or) Data

**Addressing Modes**

1. Direct Addressing:-




Here  $I = 0$  for Direct Addressing  
 It uses direct Address of operand. This address is a memory address where data is stored.  
 This Direct addressing is indicated to the processor by clearing I bit i.e. "0"




Eg:- `MOV AX, Address`

2. In-direct Addressing



Here in 2<sup>nd</sup> part of instruction code specifies another memory location where the desired data is located. This is indicated to the processor by setting I bit i.e. 1

Eg:- `MOV AX, [Address]`



## Computer Registers :-

Computer Executes Instructions which are stored sequentially in a Computer Memory.

These instructions are Fetched  $\rightarrow$  Decoded  $\rightarrow$  Executed in a proper sequence.

To perform the task of Fetching the instruction, Computer uses program Counter (PC); Inst<sup>n</sup> Register (IR); Memory Address Register (MAR); Memory Data Register (MDR) are used to handle the data transfer b/w Main Memory & processor.


1. MDR/DR = 16 bit
2. AC = 16 bit
3. IR = 16 bit
4. TR = 16 bit
5. MAR/AR = 12 bit
6. PC = 12 bit
7. INPR = 8 bit
8. OUTR = 8 bit

## Common Bus System :-

The Basic Computer has Eight Registers & it is necessary to provide data path b/w them to transfer info from one Register to another.

If separate lines are used b/w each Register it leads to excess number of lines & makes the ckt complex.

To avoid such problem we are using Common Bus System.



Registers are Temporary storage devices. They are internally made up of an array of flip flops.

$$\text{Memory unit} = 4096 \times 16 = 2^{12} \times 2^4$$

4096 Words of 16 bit Each

12 bit address

3 bit op-code

1 bit Direct / Indirect selection

The Control unit of Memory unit are "Read" & "Write"

Address Register (AR) :-

used to Specify Memory address & it

eliminates the need of another bus as it is connected to Memory address

\* 12 bit Memory address

\* Control inputs Load (LD); increment (INR); Clear (CLR)

\* it is 4-bit Binary Counter with parallel Load & Sync Clear.

Program Counter (PC) :-

It contains the address of next inst<sup>n</sup> to be

fetched from Memory.

\* 12 bit

\* used to Read inst<sup>n</sup> from Memory

\* When branch inst<sup>n</sup> is encountered it executes each inst<sup>n</sup> word sequentially

- \* It holds Next inst<sup>n</sup> that is to be incremented by "1"
- \* Control inputs LD; INR; CLR
- \* 4 bit Binary Counter with parallel Load Sync Clear

### Data Register (DR) :-

It Contains Operand Read from Memory

- \* 16 bit
- \* Control inputs LD; INR; CLR
- \* 4 bit Binary Counter with parallel Load Sync Clear

### Accumulator (AC) :-

It holds temporary operands & Results of ALU

- \* It is a processing Reg
- \* 16 bit
- \* Control inputs LD; INR; CLR
- \* 4 bit Binary Counter with parallel Load Sync Clear

### Input Register (INPR) :-

It holds Alphanumeric input info

- \* 8 bit
- \* it provides info for the bus

### Instruction Register (IR) :-

It Contains 8-bit opcode inst<sup>n</sup> being executed

- \* 16 bit
- \* Control input only "LD"
- \* 4 bit Bin Counter with parallel load

Temporary Register (TR) :-

It Contains Temporary Data

- \* While processing it holds Temp Data
- \* 16 bit
- \* LD; INR; CLR are Control inputs
- \* 4 bit Binary Counters with parallel Load & Sync Clear

Output Register (OVR) :-

It accepts the Coded info

- \* It Contains output character
- \* 8 bit
- \* Control input (LD)
- \* Receives info from bus

So  $s_1; s_2$  are Selection Variables

ALU (Adder & Logic Ckt) :- Contains 3-sets of input

- \* 1st set of 16-bit i/p from AC
- \* 2nd set of 16-bit i/p from DR
- \* 3rd set of 8-bit i/p from INPR

Flip Flop (E) :-

Holds End Carry out of all arithmetic operations performed.



# Computer Instructions:-


A Basic Computer has 3 types of instructions

Each of which are 16-bit long

## a) Memory Reference Instructions:-

This Inst<sup>r</sup> requires the access of memory

either to store (or) load data for Execution.



When I = 0

- AND 0 0 0 0 = 0
- ADD 0 0 0 1 = 1
- LDA 0 0 1 0 = 2
- STA 0 0 1 1 = 3
- BUN 0 1 0 0 = 4
- BSA 0 1 0 1 = 5
- ISZ 0 1 1 0 = 6


When I = 1

- 1 0 0 0 = 8
- 1 0 0 1 = 9
- 1 0 1 0 = 10
- 1 0 1 1 = 11
- 1 1 0 0 = 12
- 1 1 0 1 = 13
- 1 1 1 0 = 14

- AND:- AND's the Content of Specified Memory Location to AC
- ADD:- ADD's the Content of Specified Memory Location to AC
- LDA:- Loads Accumulator with Specified memory Location
- STA:- Stores the Content of AC to Specified Mem Location
- BUN:- unConditional Branch
- BSA:- Branch to Specified Mem Location & Save Return address
- ISZ:- Increment the Content of Specified mem location & skip if Zero

## b) Register Reference Instruction's :-

It does not Require access to Memory for Execution instead it Specifies the test (or) operation to be performed on Accumulator.



← Direct → ← OpCode → ← Register operation →

Mnemonic

Hexa dec Code


- 1) HLT = Halt the Computer (i.e stop processing) = 7001
- 2) SZE = Skip Next inst<sup>n</sup> if Carry bit  $E=0$  = 7002
- 3) SZA = Skip Next inst<sup>n</sup> if AC is 0 = 7004
- 4) SNA = skip Next inst<sup>n</sup> if AC is -ve = 7008
- 5) SPA = skip Next inst<sup>n</sup> if AC is +ve = 7010
- 6) INC = Increment AC = 7020
- 7) CIL = Circulate Left accumulator & Carry bit E = 7040
- 8) CLA = Clear the Content of AC = 7800
- 9) CIR = Circulate Right AC & Carry bit E = 7080
- 10) CLE = Clear the Carry bit  $E=0$  = 7100
- 11) CME = Complement the Content of ASE = 7400
- 12) CLE = Clear E = 7200
- 13) CMA = Complement AC

### c) Input output Instruction's :-

They access the i/p/o ports through

Registers for Execution purposes.

1 bit      3 bits      12 bits



← Indirect → ← opcode → ← I/O operations →

I/O inst<sup>s</sup> are identified by setting  $I=1$  & 3 bits of

opcode to 111

Mnemonic

- 1) INP = Input Characters to AC = F 800
- 2) OUTP = Output Characters from AC = F 400
- 3) SKI = Skip on input Flag = F 200
- 4) SKO = Skip on output Flag = F 100
- 5) ION = Interrupt ON = F 080
- 6) IOF = Interrupt OFF = F 040

### Instruction Completeness

- 1) Data Transfer
- 2) Arithmetic
- 3) Logical
- 4) program Control Inst<sup>n</sup> = These Inst<sup>n</sup> changes the sequence of program Execution.
- 5) I/O Inst<sup>n</sup> = These inst<sup>n</sup> transfer info b/w processor (or) its main memory & External I/O devices

## Timing & Control :-

There must be some means for generating the control signals in proper sequence to execute instructions, two general approaches are available to design the control unit

### Control unit :-

- \* CPU is partitioned into (ALU) & Control unit (CU)
- \* The function of CU is to generate relevant timing & control signals to all operations in the computer
- \* It controls the flow of data b/w the processor & memory & peripheral

### Functions of Control unit :-

- \* The control unit directs the entire computer system to carry out stored program instructions
- \* The CU must communicate with both ALU & main memory
- \* The CU instructs the ALU that which logical or arithmetic operation is to be performed
- \* The control unit co-ordinates the activities of other two units as well as all peripherals & auxiliary storage devices linked to the computer

### Design of Control unit :-

Control unit generates control signals using one of the

two organizations :-

- Hardwired control unit
- Micro-programmed control unit

## Hardwired Control unit:-

In this organization Control unit is designed with "Logic Gates"; "Flip Flops"; "Decoders" & other digital ckts.


\* Once the unit is designed it cannot be changed the only way to implement changes in the functioning of Control unit is to **redesign** the entire unit

### Advantages of Hardwired Control unit:-

1. Hardwired Control unit is fast because Control Signals are generated by Combinational ckts
2. The delay in generation of Control Signals depends upon the Number of gates

### Disadvantages:-

1. If more Control Signals are required by CPU; more complex will be the design of Control unit
2. Modifications in Control Signal are very difficult. That means it requires rearranging of Wires in the hardware ckt.
3. It is difficult to correct mistakes in Original design (or) adding new feature in existing design of Control unit



Hard Wired Control unit:

Control unit consists of following

- a) Instruction Register
- b) Number of Control Logic gates
- c) Two Decoders
- d) 4-bit Sequence Counter

An Instruction Read from Memory is placed in the Instruction Register (IR)

The IR is divided into three parts "I bit";

"op-code"; "address"

- \* First 12-bits (0-11) are applied to Control Logic gates
- \* The op-code (12-14) are decoded with 3x8 Decoders
- \* The eight outputs ( $D_0$  through  $D_7$ ) from a decoder goes to the Control Logic gates to perform specific operation
- \* Last bit i.e. 15<sup>th</sup> is transferred to I-FF designated by symbol - I

The 4-bit SC can count in binary from '0' through '15'

The Counter output is decoded into "16" timing

pulses  $T_0 \rightarrow T_{15}$

The Sequence Counter (SC) can be incremented by (INR) input (or) Clear by (CLR) input Synchronously.

For Example:-


Consider the case where SC is incremented to provide

timing signals  $T_0, T_1, T_2, T_3$  &  $T_4$  in sequence. At Time  $T_4$

SC is cleared to 0 if decoder output  $D_3$  is active.

This can be expressed symbolically as

$$D_3 T_4 : SC \leftarrow 0$$



when clear is activated  
High



When  $sc = 0000$  i.e. if it is cleared using CLR input  
Timing Signal  $T_0$  gets activated out of decoder.

\* At Timing Signal  $T_0$  the Control signals that are  
connected to  $T_0$  will trigger the corresponding registers

$$T_0 : AR \leftarrow PC$$

i.e. the contents of "PC" are transferred to "AR" at time " $T_0$ "

\* Next "SC" is incremented by "1" as long as "CLR" input  
of "SC" is active i.e. Timing Sequences continues as  
 $T_0 T_1 T_2 T_3 T_4 \dots$  till  $T_5$

\* In order to stop Timing Signal at  $T_4$  and start at  $T_0$   
SC must be cleared to "0"

$$\text{i.e. } D_3 T_4 : SC \leftarrow 0$$

Microprogrammed Control Unit:-

In this organization the Control signals information  
is stored in a Control memory. The Control memory is  
programmed to initiate the required sequence of MicroOperations.  
unlike in hardwired in this approach the C.U  
can be modified by updating Microprogram in Control memory.

## Instruction Cycle:-

1. An Inst<sup>r</sup> cycle (Sometimes Called fetch decode cycle)
2. It is basic operational process of Computer in which a Comp retrieves a program instruction from its memory that determines what actions the instruction dictates & carries out those action

## Components of Instruction Cycle

1. PC
2. MAR
3. MDR
4. IR
5. CU
6. ALU

## Steps of Inst<sup>r</sup> Cycle

1. Fetch the Instruction:- The Next Inst<sup>r</sup> is fetched from the Mem add<sup>r</sup> that is currently stored in (PC) & stored in (IR)
2. Decode:- During this cycle the Encoded Inst<sup>r</sup> present in (IR) is interpreted by decoders
3. Read the Effective Address:-
  - a) Direct Mem Inst<sup>r</sup>:- Nothing is being done in clock pulse
  - b) Indirect:- The EA is being read from Mem

Begin

$SC \leftarrow 0$

$T_0 \downarrow$   
 $AR \leftarrow PC$

$T_1 \downarrow$   
 $IR \leftarrow M[AR]$



$PC \leftarrow PC + 1$

$T_2 \downarrow$   
Decoding Opcode  
 $D_0 D_1 \dots D_7 \leftarrow \text{Decode } IR(14^{th} 13^{th} 12^{th} \text{ bits})$

$I \leftarrow IR[15]$

Memory Reference = 0

1 = Register Reference / IO



$I=0$   
 $I', T_3$   
Nooperation

$I=1$   
 $I, T_3$   
Indirect  
Address Condition  
 $AR \leftarrow M[AR]$

$I=1$   
 $I, T_3$   
Execute  
I/O Inst<sup>r</sup>  
 $SC \leftarrow 0$

$I=0$   
 $I', T_3$   
Execute  
Reg-Reference  
Inst<sup>r</sup>  
 $SC \leftarrow 0$

Execute  
Memory-Reference  
Instruction  
 $SC \leftarrow 0$

Execute  
I/O Inst<sup>r</sup>  
 $SC \leftarrow 0$

4. Execute :- The CU of CPU passes the decoded info as a sequence of control signals to relevant function units of the CPU to perform the actions required by the instruction.

### Input, Output & Interrupt :-

Any general purpose computer can be useful unless it communicates with the external devices. Whatever the data & instruction stored in memory will come by means of "input device". Results must be transmitted to the external world through some "output device".

### a) Input-Output Configuration :-

The data (or) information is supplied to an input device using a keyboard & the outcome of statement execution is drawn from an output device.

The means of communication b/w input & output devices using terminals/wires

In general data could be an alphanumeric code consisting of 8-bits. The I/O terminals send data & output terminals receive data.

INPR contains the data entered using a keyboard where as OTR contains data that is a resultant of some executions happened before.

The Result (or) Character are printed using a printer.

A Serial Communication interface & a Computer Register AC is placed b/w INPR & OTR through which these two registers communicate.

The Communication interface consists of

- Transmitter Interface :-

When data is entered by pressing keys, data is transferred from keyboard to INPR through a transmitter interface. Initially transmitter interface receives data from keyboard which is then forwarded to the INPR.

- Receiver Interface :-

The data arrived at the OTR is forwarded to the output device i.e. printer through a receiver interface.

\* Both the 8-bit wide input & output Registers consists of 1-bit control flip flop FG1 (Input Flag) & FG0 (Output Flag) respectively.

- If data is present in input device then Set Flag bit to 1 (FG1 = 1).

- If data is arrived at the output device then clear the Flag bit (FG1 = 0).

\* The data is transferred from keyboard to INPR in following manner

- The input Flag (FGI=1) is set to "1" so that the data received from keyboard can be transmitted to INPR

- The data in the INPR remains same till the input Flag (FGI=1) Even though a user presses any key data remains unchanged.

- The data gets transferred from INPR to AC when the Computer Encounters flag bit value as 1

- Once the transfer of data is complete the flag bit is cleared to "0"

- finally the INPR starts receiving data upon clearing the flag bit.

\* The data is transferred from OUTR to printer

- Set the output Flag to 1 (FGO=1)

- The data present in AC is transferred to OUTR when Computer Encounters Flag bit to (FGO=1)

## Input - output Instructions:

$$\text{INP} = \text{AC}(0-7) \leftarrow \text{INPR}; \text{FGI} \leftarrow 0$$

The "INP" performs the transfer of input information from INPR in to Lower 8-bits of AC & then input Flag (FGI=0) is cleared.

It is cleared since INPR has no data

$$\text{OUT} = \text{OUTR} \leftarrow \text{AC}(0-7);$$

$$\text{SKI} = \text{If } (\text{FGI}=1) \text{ then } \text{PC} \leftarrow \text{PC}+1$$

$$\text{SKO} = \text{If } (\text{FGO}=1) \text{ then } \text{PC} \leftarrow \text{PC}+1$$


Here (FGI=1) means (INPR) has some data that is to be read.

When (FGO=1) the OUTR has some data that is to be printed.

$$\text{ION} = \text{IEN} \leftarrow 1 \quad (\text{Interrupt ON})$$

$$\text{IOF} = \text{IEN} \leftarrow 0 \quad (\text{Interrupt OFF})$$

keyboard (input Device) ; printer (output Device)



FGI = 1 When INPR has Content

FGO = 1 When OUTR has Content

**program Interrupt:-**

The Rate of information transfer b/w Computer & input-output device makes the system inefficient if the information flow among the devices are different i.e. Computer has to check the flag bit several times in order to decide whether to transfer (or) Not the info. Thus the time required to check the "flag bit" is wasted Resulting inefficiency as no other useful task can be performed at the same time.



To Eliminate Consumption of time required to check flag bit each time an External device of a Computer should be assigned with a decision making task.

This decision making device acts as a program interrupt which decides whether information should be transferred or not.

When  $IEN = 1$  Suppose if Computer is running a program; program interrupt informs Computer to halt the program for a while & take care of input-output transfers.

Once the transfer is complete the Computer gets back to its position & continues with its work.


Two instructions for "Interrupt Enable FlipFlop" (IEN)


\* ION (Interrupt Enable ON)

When  $IEN \leftarrow 1$  it interrupts Computer

\* IOF (Interrupt Enable OFF)

When  $IEN \leftarrow 0$  it will not interrupt Computer






Flow chart of Interrupt Cycle

## ⇒ Micro programmed Control unit

The Disadvantage of Hard Wired Control unit is that once the C.U is designed further modifications can't be done.

Now in this Method "Control Memory" is used for Controlling the "Micro Operation Sequences" in a digital Computer. In this Method the C.U design can be modified by updating the "Micro program" stored in "Control memory".

## ⇒ Micro programmed Control Organization



Any system maintaining micro programmed Control unit utilizes the services of **two types of memories**

- 1) Control memory / ROM
- 2) Main Memory / RAM

**Control Memory** :- It is called "ROM" which stores Special type of programs referred as **Microprograms**.

The "micro programs" are the combination of finite numbers of **microinstructions**. When ever these "microinstructions" are executed

it results in a series of **timing signals** which are responsible for controlling various "microoperations"

**Main Memory/RAM**:- The data stored in these maintains user related data. The data can be read or rewritten on convenience of user

**Control Address Register (CAR)**:- The "CAR" is responsible to store the addresses of **microinst<sup>s</sup>** that are stored in "memories"

**Control Data Register (CDR)**:- stores the "microinstructions" fetched from the memory.

**Next Address Generator**:- Also called **Sequencer** which maintains the address of next inst<sup>s</sup> to be executed, while the current inst<sup>s</sup> is under execution.

There is a line joining CDR & Next add<sup>r</sup> generator

Here "Next add<sup>r</sup> generator" fetches few bits of Current inst<sup>s</sup> that is under execution so as to generate next consecutive instruction

Here Next add<sup>r</sup> is generated by using **these bits** +

**External inputs** so it is called as "Sequencer"

As the add<sup>r</sup> of Next inst<sup>s</sup> is fetched while current inst<sup>s</sup> is under execution in **Control Data Reg**

∴ (CAR) is also called "**pipeline registers**"

## ⇒ Address Sequencing:-

Micro instructions are stored in Control Memory in groups with each group specifying a routine.

Each Computer Instruction has its own Microprogram routine in Control memory to generate the micro operations that execute the instruction.

The sequence of steps that the "Control unit" must undergo during the execution of a single computer instruction in order to appreciate the address sequencing in a "Micro programmed Control unit" are

1) When the Computer is turned on an initial address is loaded into the CAR / CMAR [Control Add<sup>n</sup> Reg / Control Memory Add<sup>n</sup> Reg] which is usually the address of the 1<sup>st</sup> micro instruction that activates the instruction fetch routine.

The instruction will be in the IR of the Computer at the end of fetch routine.

2) Next the Control Memory must go through the fetch routine so that the Effective address of the operand can be determined.

After computing the Effective add<sup>n</sup> of operand now the operand add<sup>n</sup> is available in Memory address Register.


3) Effective address/OFFset address Computation depends upon Mode bit "I"  
if  $I=1$  it is In-direct Addressing mode if it is in this mode then "Effective add<sup>s</sup>/offset add<sup>s</sup>" has to be Computed

4) The MicroOperations that Execute the inst<sup>s</sup> fetch from memory has to be generated.  
The steps involved in generation of Micro Operation depends upon the "Op-Code" of instruction that is to be executed.

Each inst<sup>s</sup> has its own Microprogram routine stored in a given Location of the Control Memory.  
Thus the op-code must be mapped into a micro inst<sup>s</sup> add<sup>s</sup> i.e the transformation from the opcode to an add<sup>s</sup> in Control Memory. where the routine is located is referred as **Mapping process**.  
After Execution of this inst<sup>s</sup> the add<sup>s</sup> in **CAR** is incremented.

5. Finally Control must return to the 1<sup>st</sup> add<sup>s</sup> of fetch routine as soon as the Execution of inst<sup>s</sup> is Completed.

# Selection of Address for Control Memory



- ① CAR Loads the initial address as soon as Computer is turned ON
- ② Incrementer is used to increment the CAR in order to select the microinst<sup>s</sup> in sequence.
- ③ Mapping Logic transforms the instruction Code into a Control Memory addr<sup>s</sup>
- ④ SBR is used to store the return address for a Subroutine whose value is then used when the micro-program wishes to return from the Subroutine.

⑤ Branch Logic is used to achieve branching by specifying the branch address in one of the fields of Micro-inst<sup>x</sup>. A part of micro inst<sup>x</sup> selects the specific status bit to determine the Conditional branching Condition.

### Sub Routines :-

The Major difference b/w interrupt Routine & Sub Routine is that the "interrupt" is caused explicitly i.e. b/w "Hardware unit" (or) by "Software program". But Sub Routines are part of given micro program

which are initiated implicitly. When ever a given Sub-Routine is initiated the program Control jumps to specific location by storing its current status in a register. A single Sub Routine can be called any number of times in a given "micro program".

- ① can loads the initial address
- ② incrementer is used to increment the PC
- ③ select the microinst<sup>x</sup> in sequence
- ④ Branching logic performs the instruction into a control memory. add<sup>x</sup>
- ⑤ PC is used to store the return address for a Subroutine whose value is then used when the micro-program wishes to return from the Subroutine




⇒ **Micro Instruction Format:**

The Micro Instruction Format for the Control memory is shown. The 20bits of micro instruction are divided into four functional parts.

- The Three fields F1; F2; F3 Specify "MicroOperation"
- The CD field Selects status bit Conditions.
- The BR field Specifies the type (or) branch to be used
- The AD field Contains a branch address
- The add<sup>s</sup> field is 7 bits wide! Since, Control word has  $128 = 2^7$  Words.

Each step in a Sequence of steps in the Execution of certain Machine instruction is Considered as a micro instruction & it is represented by a Control word

Eg: **ADD R1, X**



1<sup>st</sup> field (Micro-Operation Field):

The microOperation field is subdivided into "3" fields (F1 F2 F3) of three bit each  
 The "3" bits in each field are encoded to Specify "7" distinct MicroOperations + "1" No-Operation

This gives total of 21 microOperations.

\* A Microinstruction includes 3 different microOperations one for each field

So, No more than 3 microOperations can be selected for a "microinstruction"

\* If microinst<sup>s</sup> needs microOperations less than three; one or more of the microoperation fields should be filled by a binary code 000 for No operation

000 indicates No-operation

- |    |     |   |                          |   |        |
|----|-----|---|--------------------------|---|--------|
| 1) | 000 | = | No-operation             | = | NOP    |
| 2) | 001 | = | $AC \leftarrow AC + DR$  | = | ADD    |
| 3) | 010 | = | $AC \leftarrow 0$        | = | CLRAC  |
| 4) | 011 | = | $AC \leftarrow AC + 1$   | = | INCCAC |
| 5) | 100 | = | $AC \leftarrow DR$       | = | DRTAC  |
| 6) | 101 | = | $AR \leftarrow DR(0-10)$ | = | DRTAR  |
| 7) | 110 | = | $AR \leftarrow PC$       | = | PCTAR  |
| 8) | 111 | = | $M[AR] \leftarrow DR$    | = | WRITE  |

The three operation fields of each microinstruction are encoded to three bits in each field. The "0" bits in each field are encoded to "1" for no-operation.

F2

- 1) 000 = No-operation = NOP
- 2) 001 =  $AC \leftarrow AC - DR$  = SUB
- 3) 010 =  $AC \leftarrow AC \vee DR$  = OR
- 4) 011 =  $AC \leftarrow AC \wedge DR$  = AND
- 5) 100 =  $DR \leftarrow M[AR]$  = READ
- 6) 101 =  $DR \leftarrow AC$  = ACT DR
- 7) 110 =  $DR \leftarrow DR + 1$  = INC DR
- 8) 111 =  $DR(0-10) \leftarrow PC$  = PC T DR

F3

- 1) 000 = No-operation = NOP
- 2) 001 =  $AC \leftarrow AC \oplus DR$  = XOR
- 3) 010 =  $AC \leftarrow \overline{AC}$  = COM
- 4) 011 =  $AC \leftarrow SHR AC$  = SHL
- 5) 100 =  $PC \leftarrow PC + 1$  = INC PC
- 6) 101 =  $PC \leftarrow AR$  = ART PC
- 7) 110 = Not Specified / Reserved
- 8) 111 = Not Specified / Reserved

CD	Symbol used	Equivalent Condition	Description
1) 00	U	its value is always 1	Represent's Unconditional Branch
2) 01	I	DR(15)	Indirect address bit
3) 10	S	AC(15)	Refer's to sign bit of Accumulator
4) 11	Z	AC=0	store a value zero in the Accumulator. Which reflects that the accumulator is empty

BR	Symbol used	Equivalent Condition	Description
1) 00	JMPH	CAR ← AD if Condition = 1 CAR ← CAR + 1 if Condition = 0	
2) 01	CALL	CAR ← AD, SBR ← CAR + 1 if Condition = 1 CAR ← CAR + 1 if Condition = 0	
3) 10	RET	CAR ← SBR (Return from Sub Routine)	
4) 11	MAP	CAR(2-5) ← DR(11-14), CAR(0,1,6) ← 0	