

Combined Logic 32-Bit Carry Select Adder by using Dominos CMOS Logic

S. Narendra Chowdary¹, D.VaraPrasada Rao²

¹M. Tech Scholar, VLSI and Embedded Systems, Turbo Machinery Institute of Technology and Sciences, INDIA

²Associate Professor & HOD Department of ECE, Turbo Machinery Institute of Technology and Sciences, INDIA

ABSTRACT

Highly-increasing requirement for mobile and several electronic devices want the use of VLSI circuits which are highly power efficient. The most primitive arithmetic operation in processors is addition and the adder is the most highly used arithmetic component of the processor. Carry Select Adder (CSA) is one of the fastest adders and the structure of the CSA shows that there is a possibility for increasing its efficiency by reducing the power dissipation and area in the CSA. This research paper presents power and delay analysis of various adders and proposed a 32-bit CSA that is implemented using Dominos CMOS logic style. This work evaluates and analyses the performance of the proposed designs in terms of area, delay, power, and their products in 90nm CMOS process technology. The results analysis is showing that the proposed CSA structure shows better result in terms of area, power and PDP (Power Delay Product) than the others.

Keywords--- power dissipation; adders; PDP; Dominos CMOS.

I. INTRODUCTION

In recent years, the increasing demand for high-speed and low power arithmetic units in floating point co-processors, image processing units and DSP chips has resulted in the development of high-speed adders, as addition is an obligatory and mandatory function in these units. A compact and a high-performance adder play an important role in most of the hardware circuits. Adders are used in microprocessor system based application for arithmetic addition and for computation in large electronics circuit. Less efficient and low power adders would lead to an increase in the total power dissipation in the circuit and delay as well, so processing in these devices is required to be accomplished by making use of low-power; area-efficient circuits processing at a higher speed.

On the basis of requirements such as area, delay and power consumption, different types of adder, such as ripple carry, carry-skip and carry look-ahead are present in the literature [1-7]. Ripple carry adders shows the most compact design but slowest in speed, whereas carry look-ahead adder is the fastest one but it consumes more area. On the other hand, carry select adders act as a compromise between the two adders because it reduces the problem of carry propagation delay. However, the CSA generates partial sum and carry by using multiple pairs

of Ripple Carry Adders (RCA) so it requires large area. CMOS circuits are most commonly used building blocks in digital integrated circuits. One of the major concerns in VLSI design is power consumption. Power consumption has become an important factor due to continuous decline in size of CMOS circuits and increase in chip density and frequency at which circuits are operating.

Logic styles used in a particular logic circuit affect various parameters such as power dissipation, operating speed, size and wiring complexity of those logic circuits [2], [3]. Pass Transistor Logic (PTL) logic styles that have been developed in recent times are more efficient and exhibit better results, in comparison with traditional CMOS logic for some designs of arithmetic unit. In terms of power dissipation, delay and area PTL and CMOS logic have their respective advantages and disadvantages, so at the circuit level, by combining PTL with static CMOS logic that is Hybrid PTL/CMOS logic very low power dissipation, low power delay product and less area can be achieved in the circuit. Amount of power saved in Hybrid PTL/CMOS logic circuit is more than 60 percent as compared to conventional static CMOS logic circuit. [2]

This paper presents a comparative analysis of various adders and proposed design of a new 32 bit carry select adder by sharing common Boolean logic term using Hybrid PTL/CMOS logic style, which shows least power dissipation and PDP than other adders with less transistor count.

This brief is structured as follows. Section II surveys various digital adders. Section III presents Hybrid PTL/CMOS logic style. The proposed CSA using Hybrid PTL/CMOS logic presented in Sections IV. The simulation results are analyzed in Section V. Finally, the work is concluded in Section VI.

II. ADDERS

A. Carry ripple Adder

Carry-ripple adder (CRA) consists of cascaded "N" single-bit full-adders. Output carry of previous full adder becomes the carry input for the next full adder. Carry propagation delay exists between any two full adders in sequence For an

N-bit full-adder as shown in Fig. 1, the critical path is equal to N-bit carry propagation path in the cascaded full-adders. As the value of N increases, the corresponding delay of carry-ripple adder will increase in a linear way. CRA has the slowest speed amongst all adders because of the large carry propagation delay but occupies the least area.




Figure 1. N-bit CRA using N set single bit full adders [1].

B. Conventional Carry Select Adder

The block diagram of conventional carry select adder (CSA) is shown in Fig. 2. CSA uses CRA to generate sum and carry values using initial carry as 0 and 1 respectively, before the actual carry comes in. Upper CRA is fed with carry initial value as logic “0” while lower CRA is fed with carry initial value as logic “1”. Multiplexer selects the result of carry “0” path if the previous carry is logic ‘0’ or the result of carry “1” path if the previous carry is logic ‘1’ i.e. actual carry is used to select the sum and carry using a multiplexer.




Figure 2. Block diagram of conventional CSA [1], [2], [3].

Each CRA pair in CSA can compute in parallel the value of sum before the previous stage carry comes. This reduces the critical path of an N bit adder. Delay in CSA is much lesser than CRA because the critical path in case of conventional adder is N-bit carry propagation path and one sum generating stage while in case of CSA, the critical path is (N/L)-bit carry propagation path and L stage multiplexer with one sum generating stage in the N-bit CSA,

where L is number of stages in CSA. Since L is much less than N and multiplexer delay is less than the delay in full adder, hence the delay in the CSA is much less than that in the CRA but there exists duplication of hardware in every stage which leads to an increase in the amount of power consumption and cost.

C. Improved Carry Select Adder

The truth table shown in Fig. 3 of a single-bit full-adder indicates that output sum (S0) is Ex-OR of inputs A and B when carry initial is logic “0” while output S0 is Ex-NOR of inputs A and B when carry initial is logic “1” as illustrate as two red circles in truth table. The improved CSA can be implemented by using this technique of sharing the common Boolean logic term in summation generation as shown in Fig. 4.

Cin	A	B	S0	C0
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Figure 3. Truth table for 1-bit full adder [1].

Hence we need to use Ex-OR gate and INV gate to generate the output sum signal pair. Sum output either the Ex-OR or the Ex-NOR could be selected using the multiplexer with select line as previous carry signal. The truth table also reveals that output carry (C0) is AND of A, B inputs when initial carry is logic “0” while C0 is OR of A, B when initial carry is logic “1”. Same previous carry as select line to second multiplexer is used to select the carry output of the first stage which would act as select line of the multiplexers in the second stage. As both sum generation and carry generation is carried out in parallel therefore there exist some competitiveness in speed also the power consumption reduces as duplication of the hardware doesn’t exist in improved CSA as in case of the conventional.




Figure 4. Improved CSA [1].

This paper proposed a 32-bit CSA by using improved CSA implementing with HYBRID PTL/CMOS logic style. PTL logic is used to implement the EX-OR, EX-NOR gates and multiplexer while AND, OR, NOT gates are designed using CMOS. Since PTL logic style doesn't give a full swing so to overcome this two CMOS inverters are used because CMOS have a high noise margin so it correctly detects the output of PTL and generates a full swing at its output. An EX-NOR gate is designed using PTL followed by two CMOS inverters whose output again is an EX-NOR logic while for an EX-OR logic output is taken after the first CMOS inverter used in EX-NOR gate.

III. HYBRID Dominos CMOS LOGIC STYLE

PTL is considered to be better than static CMOS because it possesses the capability for carrying out a logic function with less number of transistor counts, less delay and less power dissipation [8], [9], [10], and [11]. In order to obtain full swing output, at output gate, restoring logic is required consequently power dissipation of Dominos CMOS circuits would increase along with slowing down the circuit with these level-restoring logics.

PTL based multiplexer structure and XOR have less power (which includes dynamic power as well as static leakage power), power Delay product and less area. For NAND and NOR intensive circuit [10], PTL doesn't give good results while static CMOS do. Hence PTL is not considered better than CMOS for implementation of all types of logic structures.

IV. PROPOSED CARRY SELECT ADDER

Implementation of proposed carry select adder has been done using Dominos CMOS logic style with the help of BDD. The schematic diagram of proposed CSA is shown in Fig. 5. In the proposed design, improved CSA design is implemented using HYBRID Dominos CMOS logic style, where bitonic circuits are implemented using PTL and monotonic circuits is implemented using CMOS logic style. In proposed CSA design, each unit represents 4 bit full adder. An instance of 4 bit full adder has been replicated 8 times to form 32 bit Proposed CSA. Carry out of each stage is input to the next stage carry input. It encapsulates the advantages of logic style.

V. LAYOUT AND SIMULATION RESULTS

Implementation of 32 bit Carry Select Adder using Dominos CMOS logic has been done on Predictive Model Beta Version 90nm CMOS technology.

Simulation results of Power Dissipation and PDP are shown in Table I. It has been found that the area, power dissipation, power delay product of the proposed 32 bit carry select adder using CMOS logic style is less than that of the improved CSA, conventional CSA, and conventional CRA. Analysis shows that it results in 48 to 52 percent less power dissipation and 40% less PDP when implementation is done using Dominos CMOS logic style in

comparison to improved design at 1.5 volts operating voltage. Fig. 6 depicts power dissipation comparison graph of CRA, Conventional CSA, and Improved CSA over different values of supply voltages (V_{dd}). Here Fig. 7 depicts power delay product comparison graph for all the four adders.




Figure 5:Simulation result for RCA 32 BIT Adder




Figure 6:Simulation result for CSA 32 BIT Adder




Figure 7:Simulation result for ICSA 32 BIT Adder




Figure 7:Layout Result for ICSA 32 BIT Adder for DOMINOS CMOS




Figure 8:Schematic Result for ICSA 32 BIT Adder using DOMINOS CMOS Logic

VDD	Power Delay Product		Power Dissipation	
	1.5V	2V	1.5V	2V
Conventional Carry Select Adder	2.498E-13	5.991E-13	8.00E-04	2.08E-03
Improved Carry Select Adder	2.279E-13	5.931E-14	5.63E-04	9.95E-04
Proposed Carry Select Adder	8.415E-14	2.578E-13	2.81E-04	8.43E-04

Synthesis Result:

Ripple Carry Adder

RCA : Total 43.092ns (26.314ns logic, 16.778ns route)
(61.1% logic, 38.9% route)

RCA : Number of Slices: 36 out of 8672 0% Utilization
Number of 4 input LUTs: 63 out of 17344 0% Utilization

RCA : Total Dynamic Quiescent
Supply Power (mW) 182.50 23.54 158.97

Carry Select Adder

CSA : Total 37.390ns (25.966ns logic, 11.424ns route)
(61.3% logic, 38.7% route)

CSA : Number of Slices: 66 out of 8672 0% Utilization
Number of 4 input LUTs: 122 out of 17344 0% Utilization

CSA : Total Dynamic Quiescent
Supply Power (mW) 172.50 23.53 148.97

Improved Carry select Adder

ICSA : Total 35.462ns (23.018ns logic, 12.444ns route)
(60.8% logic, 39.2% route)

ICSA: Number of Slices: 37 out of 8672 0% Utilization
Number of 4 input LUTs: 64 out of 17344 0% Utilization

Power Report:

ICSA : Total Dynamic Quiescent
Supply Power (mW) 162.51 23.54 138.05

VI. CONCLUSION

In VLSI design, power and area are the constituent factors which limit the performance of any circuit. High Performance and power efficient circuits can be designed using Hybrid PTL/CMOS logic style. Hence 32 bit CSA using Hybrid PTL/CMOS logic style has been proposed. It has been found that the transistor count, power dissipation of the improved adder using Hybrid PTL/CMOS logic style is less than that of other conventional designs .The comparisons of adder design are based upon Predictive Model Beta Version 90nm CMOS technology in tanner EDA Tool.

REFERENCES

[1] I-chyn Wey, Cheng Chen Ho, Yi-Sheng Lin ,and Chien- Chang Peng “An Area Efficient Carry Select Adder design by sharing the Boolean Logic term”vol-II,IMECS 2012,March 14- 16 2012,Hong Kong.

[2] O.Bedrij,“Carry Select Adder”,IRE trans on Electronic Computers Vol EC-II,pp 340-346.1962.

[3] JM Rabaey,“Digital Integrated Circuits”,IEEE trans on VLSI SYSTEMS 2003.

[4] Shen Fu Hsiao,Member,IEEE,Mingyu Tsai, and Chia ShengWen “Circuits and Systems-II”,Express Briefs ,Vol 57,No1 January 2010.

[5] B. Ramkumar and Hrish M kittur, “Low-Power and Area Efficient Carry Select Adder” in IEEE Transaction on Very Large Scale Integration (VLSI) Systems, Vol.20, No.2, February 2012.

[6] Padma Devi, Ashima Girdhar, Balwinder Singh, “Improved Carry Select Adder with Reduced Area and Low Power Consumption”in International Journal of Computer Applications, Vol.3, No.4, June 2010.

[7] B. Ramkumar, H.M. Kittur, and P. M. Kannan, “ASIC implementation of modified faster carry

save adder,” Eur. J. Sci. Res., vol. 42, no. 1, pp.53–58, 2010.

[8] Geetanjali Sharma, Uma Nirmal, Yogesh Mishra, “Comparative Analysis of High Performance Full Subtractor using Hybrid PTL/CMOS Logic” in proceeding of International Conference on Advances in Information Communication Technology and VLSI Design, Coimbatore, India, August 2010.

[9] Geetanjali Sharma, Uma Nirmal, Yogesh Mishra, “Synthesis of Hybrid PTL/CMOS Logic for Low Area/Power Applications” in proceeding of International Conference on System Dynamics and Control, India, August 2010.

[10] Shen-Fu Hsiao Ming-Yu Tsai, and Chia-Sheng Wen, “Low Area/Power Synthesis using Hybrid Pass Transistor/CMOS Logic Cells in Standard Cell-based Design Environment,” IEEE Trans. Circuits and Systems vol. 57, NO.1, Jan 2010.

[11] G. R. Cho and T. Chen, “Synthesis of Single/Dual-Rail Mixed PTL/Static Logic for Low-Power Applications,” IEEE Trans. Computer-Aided Design Integration Circuits Syst., vol.23, no. 2, pp. 229–242, Feb. 2004.